> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-SB3000
类型:软IP
简短描述:DMA Engine AMBA Subsystem Core, AMBA AHB Bus DMA Engine
详细描述:

The AU-SB3000 DMA Engine AMBA Subsystem provides Direct Memory Access (DMA)
functionality for AMBA based SOCs. It moves blocks of data between main memory and
AMBA AHB Bus peripheral devices, and between areas in main memory. The main memory
interface is generic, and will typically connect to a block such as an SDRAM controller. Up to
eight independent DMA channels are supported. The DMA Engine AMBA Subsystem Core is
available as a synthesizable Verilog model.


工艺:
代工厂:
应用:
特色:

DMA Engine
• 1 to 8 channels- user configurable
• DMA between
- bus devices and RAM memory
- two memory areas in RAM memory
• Physical DMA
• Programmable source starting address
• Programmable destination starting address
• Programmable transfer count- up to 64 Kbytes
• Programmable bus interface transaction size- 8 to 32 Kbytes
• Programmable bus data transfer size- 1, 2, 4, or 8 bytes
• Memory interface transaction size optimized for RAM burst operations
• Locked DMA operation optional (software programmable)
• Direct software writes or information extracted from descriptors in memory, to
program DMA control information
• Scatter/gather DMA using a chained descriptor list in memory as the DMA control
information source
• Host processor initiates the DMA operation
• Interrupts signal the end of DMA operations
• Several error types end DMA operations, are recognized and logged
• Dedicated AMBA Bus master interface for each DMA channel
• Shared memory interface
• Round robin arbitration for the shared memory interface
• Bus slave device can optionally determine transfer count and start of the DMA
operation
• Request/acknowledge handshake with bus slaves for most efficient bus usage
AMBA Bus Interface
• 32 bit or 64 bit AMBA AHB Bus- user configurable
• Fully pipelined for highest throughput
• Supports all required AMBA AHB Bus features
• AMBA Bus read error returned to the user with the read data

    Aurora VLSI, Inc.:AU-S3000
    Aurora VLSI, Inc.:SSN8006
分享到: