类型:Soft IP
简短描述:10/100 Ethernet Media Access Controller Core
详细描述:
Implements a high-speed (10/100 Mbps), half- and full-duplex LAN controller using the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms defined by IEEE 802.3 for media access control over the Ethernet.
For broad compatibility and easy integration, the core works with any MII-compliant external PHY transceiver. (SMII & RMII support is available.)
The core has a generic host-side interface designed for easy compatibility with a variety of external CPUs or standard bus controllers such as PCI. This host interface can be configured to work with 8-, 16- or 32-bit data bus lengths with big or little endian byte ordering, and is compatible with most modern virtual component interfaces. Optional standard interfaces such as AMBA, OCP, and OPB are available.
The MAC was developed for reuse in ASIC and FPGA implementations and has been implemented in several commercial products. The design is strictly synchronous with positive-edge clocking, no internal tri-states and with a synchronous reset.
工艺:
代工厂:
应用:The MAC core can be utilized for a variety of interface applications including network Interface Cards (NICs); routers and switching hubs; and many Systems On Chip (SoC) applications
特色:
Network interface features
-
Supports 10/100Mb/s data transfer rates
-
Media Independent Interface (MII)
-
Optional Reduced Media Independent Interface (RMII)
Data link layer functionality
-
Meets the IEEE 802.3 CSMA/CD standard
-
Full or half duplex operation
-
Flexible address filtering
-
External RAM for storing MAC addresses
-
Up to 16 physical addresses
-
512 bit hash table for multicast addresses
Control and status registers
-
Configurable 8/16/32 bit data bus length
-
Single interrupt line
-
Interrupt mitigation control mechanism
DMA Controller
-
Configurable 8/16/32 bit data bus length
-
Configurable address bus length
-
Big or little endian data byte ordering
-
Scatter/gather capabilities
-
Programmable burst length
-
Intelligent arbitration between transmit and receive processes
Descriptor/buffer architecture for data storage
-
Descriptor "ring" or "chain" structures
-
Automatic descriptor list pooling
Transmit/Receive dual port RAM interfaces
-
Operates as internal configurable FIFOs
-
Programmable threshold levels
-
"Store and forward" functionality
Optional standard bus interfaces include AMBA, OCP, and OPB
Optional Linux driver
20090927110819050.rar