The ADX2 Design Kit contains everything needed to integrate SP Devices proprietary ADX interleaving IP onto existing FPGA platforms. The IP continuously analyzes the ADCs' outputs to automatically remove the interleaving spurs arising from gain, offset and time skew mismatch errors, thereby removing the need for costly monitoring components and an off-line recalibration routine.