> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Ethernet MAC 10_100

公司名称SLS

产品简介The Ethernet MAC 10/100 IP, sublevel within the Data Link Layer of the OSI reference model, is designed for implementation of CSMA/CD in accordance with the IEEE 802.3 and 802.3u standards. The SLS Ethernet IP is a 10/100 Media Access Controller (MAC) for Altera devices that supports Half and full duplex modes. The core has been optimized for popular FPGA devices and its functionality has been verified in the real hardware. It is provided as Altera Quartus II Megafunction (Altera SOPC Builder ready component) and integrates easily into any SOPC Builder generated system using Avalon bus.

特色

Preamble generation and removal
Automatically pad short frames on transmit
Detection of too long or too short packets length limits
Possible transmission of packets those are bigger than
standard packets
Automatic packet abortion on excessive deferral limit, too
small inter packet gap, when enabled internal RAM for
holding 128 TX/RX buffer descriptors
Transmit, receive FIFO of 32 x 16(width x depth)
Interrupt generation

8. Ethernet MAC 10_100.rar

    USB 2.0 Device Core - FIFO Interface
    ADESCOM Inc.:ProfiCore
分享到: