> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Intrinsix Corp.:SD-DAC-PDC
类型:Hard IP
简短描述:Sigma-Delta DACs for Precision Data Conversion 
详细描述:

The Intrinsix Sigma-Delta DACs for Precision Data Conversion (SD-DAC-PDC) are part of the larger offering of Sigma-Delta IP available from Intrinsix. 

 

The family of SD-DAC-PDC IP is generated utilizing proprietary, patent-pending techniques within the Intrinsix SDM Refinery toolset.  A Sigma-Delta Modulator DAC leverages digital gates to perform data converter functions.  A high Signal to Noise Ratio (SNR) is achieved by pushing the quantization noise to high frequencies outside the band of interest.  The challenge in Sigma-Delta DAC design is the "shaping" of this noise, which is characterized by the Noise Transfer Function (NTF), and the design of efficient filters to attenuate the high frequency noise.  The SDM Refinery automates this process:  The engineer specifies an Over-Sampling Ratio (OSR), quantization levels, order of complexity and center frequency and SDM Refinery creates the desired DAC.  The Intrinsix SDM Refinery also designs high efficiency polyphase half-band interpolation filters to ease some of the system level performance requirements. 


工艺:.250μm, .130μm, .180μm, 90ηm
代工厂:TSMC, SMIC, UMC, etc
应用:
特色:

    Available in 20 and 24-bit resolutions

    Available in 4th, 5th and 6th Order  SD Modulation Complexity (others available upon request)

    Able to achieve a Signal-to-Noise Ratio (SNR) of 115db

    Differential inputs

    Optimized for high precision data conversions

    Compact design resulting in small die area

    Very low in power consumption with a customizable Low Power Mode

    Highly tunable for each application

   Available as RTL and GDSII as well as RTL and Behavioral System models in

       industry standard formats such as Verilog-A or Simulink
 

    Intrinsix Corp.:SD-ADC-CA
    Intrinsix Corp.:SD-ADC-PDC
分享到: