> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:SMIC18_PLL_12
类型:硬IP
简短描述:SMIC 0.18um 1.8v APLL
详细描述:

This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 50MHz to 400MHz. By setting DM [5:0] and DN [7:0] to different values according to different REFIN, CLK will be locked at the multiples of input frequency. Moreover, by adjusting the value of DP [2:0] users can get a lower frequency clock output, CLKO, after CLK is divided by DP [2:0].


工艺:0.18um
代工厂:SMIC
应用:
特色:

Process: SMIC 0.18um 1.8v 1P6M CMOS logic process 
Supply voltage: 1.62v~1.8v~1.98v 
Current: <3mA 
Operating temperature: - 40°C ~ +25°C ~ +125°C

    Verisilicon:SMIC18_PLL_11
    Verisilicon:SMIC18_PMUX_01
分享到: