> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:SMIC18_CODEC_01D
类型:硬IP
简短描述:SMIC 0.18um 16-bit Stereo Audio CODEC
详细描述:

The SMIC18_CODEC_01D specifies the design of a high-performance 16-bit stereo Audio CODEC for portable digital audio systems. The ADCs and DACs within the IP use sigma-delta technique. Input/output analog signals including stereo input and stereo output are single-ended,. Mono microphone input is also supported with an internal microphone bias circuit. The internal stereo headphone amplifier is capable of driving 16з load. Low power consumption and flexible power management allow selective shutdown of CODEC functions, thus extending battery life in portable applications.


工艺:0.18um
代工厂:SMIC
应用:
特色:

Single-ended ADC --THD:-79dB --Dynamic Range, SNR: 87dB 
Single-ended DAC --THD:-79dB --Dynamic Range, SNR: 87dB 
Audio Serial Interface: --16bit, 32bit word length --I2S mode/DSP mode --Slave/Master 
2-wire Serial Control Interface 
Master Clock is 256fs 
Sampling Rates --8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz and 48kHz 
Power Supply --1.8V Core Digital Supply typ. --3.3V Pad and Analog Supply typ. (2.4-3.6) 
Highly Efficient Linear Headphone Amplifier 
Stereo Line Input and Mono Microphone Input with Electret Bias 
Stereo/Mono Mode 
Flexible Power Management Under Total Software Control 
Internal PLL as the Audio Codec Master Clock Generator

    Verisilicon:SMIC18_CODEC_01
    Verisilicon:SMIC18_CODEC_02
分享到: