> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-UB9320
类型:软IP
简短描述:USB 2.0 OnTheGo AMBA Subsystem Core, AMBA AHB Bus USB 2.0 OTG with DMA
详细描述:

The AU-UB9320 USB 2.0 OnTheGo (OTG) AMBA Subsystem provides a USB 2.0 OnTheGo
(OTG) peripheral subsystem for AMBA based SOCs. It contains a USB 2.0 Device and Host
Controller that connects seamlessly to the AMBA AHB Bus. As a dual mode USB 2.0
Controller, its intended use is:
- in USB devices
- where only a limited ability to take on the USB host controller role is needed
- with simpler USB drivers (software) that do not take up much memory
- where lower gate count is important
- where lowest power consumption is important


工艺:
代工厂:
应用:
特色:

• Type B dual mode USB 2.0 Controller
• USB high speed and full speed operation
• Session Request Protocol (SRP) supported in both device and host modes
• Host Negotiation Protocol (HNP) supported in both device and host modes
• 4 or 8 bit ULPI (low pin count UTMI+) interface
USB 2.0 Device
• Ten endpoints:
- EP0- control endpoint, accepts SETUP, IN, and OUT control transactions
- EP1- interrupt endpoint, accepts IN and OUT interrupt transactions
- EP2, EP4, EP6, EP8- IN endpoints, IN bulk and isochronous transactions
- EP3, EP5, EP7, EP9- OUT endpoints, OUT bulk and isochronous transactions
• Includes control pipe registers and USB Descriptor RAMs at EP0
• USB command execution in EP0
USB 2.0 Host Controller
• Initiates all required USB high speed and full speed transaction types
• One downstream port
• UHCI (full speed operation) and EHCI (high speed operation) support
• UHCI and EHCI list and transaction descriptor processing in conjunction with DMA
DMA/AMBA Interface
• AMBA AHB Bus interface
• 12 channel DMA Engine
- USB data from/to each endpoint to/from the USB 2.0 Device block
- USB data from/to host data buffers to/from the USB 2.0 Host Controller
• Physical DMA addresses
• Programmable DMA starting address, transfer count, transaction size, transfer size
• Locked DMA operation optional (software programmable)
• Direct software writes or information extracted from descriptors in memory, to
program DMA control information
• 3 AMBA Bus master interfaces- DMA transmit data, DMA receive data, non-DMA
• AMBA Bus slave interface for register reads and writes
• Interrupts- device mode and host mode

    Aurora VLSI, Inc.:AU-UB7320
    Aurora VLSI, Inc.:AU-UB9520
分享到: