类型：软IP
简短描述：PLB SDRAM Controller
详细描述：The PLB SDRAM controller provides a SDRAM controller that connects to the PLB bus and provides the control interface for SDRAMs. The core offers designers the following features: PLB interface that can be used to perform device initialization sequence upon power-up and reset conditions, auto-refresh cycles. The core also supports single-beat and burst transactions, target-word first cache-line transactions, cacheline latencies of 2 or 3 set by a design parameter and various SDRAM data widths set by a design parameter. This IP core is one of more than 20 IP cores that are part of the Embedded Development Kit.
工艺：0.25um
代工厂：
应用：
特色： |
您当前的位置：
