> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Xilinx:Twos Complementer
类型:软IP
简短描述:Twos Complementer
详细描述:The Twos Complementer IP core converts the signed value presented on its input bus into the signed complement on its output bus. An optional clock can be used to enable asynchronous and synchronous controls.
工艺:0.25um
代工厂:
应用:
特色:

    Xilinx:Pipelined Divider
    Xilinx:Asynchronous FIFO
分享到: