> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Xilinx:Sine Cosine Look Up Table
类型:软IP
简短描述:Sine Cosine Look Up Table
详细描述:The Sine/Cosine Look-Up Table IP core is a drop-in module. It provides a user specified option for table value storage in Distributed/Block Memory. The core supports THETA input widths of 3 to 10 bits for distributed ROM and 3 to 16 bits for block ROM. It supports output Sine/Cosine widths of 4 to 32 bits and negative Sine/Cosine outputs. The core automatically selects from quarter wave storage and 360 degree wave storage to create the optimum implementation. It has a variable pipelining option to improve the overall clock rates.
工艺:0.25um
代工厂:
应用:
特色:

    Xilinx:MAC FIR
    Xilinx:Turbo Product Code (TPC) Decoder
分享到: